• JoomlaWorks Simple Image Rotator
  • JoomlaWorks Simple Image Rotator
  • JoomlaWorks Simple Image Rotator
  • JoomlaWorks Simple Image Rotator
  • JoomlaWorks Simple Image Rotator
  • JoomlaWorks Simple Image Rotator
  • JoomlaWorks Simple Image Rotator
  • JoomlaWorks Simple Image Rotator
  • JoomlaWorks Simple Image Rotator
  • JoomlaWorks Simple Image Rotator
 
  Bookmark and Share
 
 
Master's Dissertation
DOI
https://doi.org/10.11606/D.55.2018.tde-05012018-101102
Document
Author
Full name
Murilo Inacio Rodrigues
Institute/School/College
Knowledge Area
Date of Defense
Published
São Carlos, 2004
Supervisor
Committee
Marques, Eduardo (President)
Giacomini, Renato Camargo
Trindade Junior, Onofre
Title in Portuguese
Projeto de uma unidade aritmética de ponto flutuante - Padrão IEEE 754 - implementada em computação reconfigurável
Keywords in Portuguese
Não disponível
Abstract in Portuguese
Operações de ponto flutuante representam uma tarefa comum em uma grande variedade de aplicações. Porém, tais operações frequentemente resultam em um gargalo do sistema, devido a grande quantidade de números de ciclos de máquina necessários para executá-las. No caso específico dos sistemas embutidos, essas limitações geralmente proíbem as aplicações de tempo real devido às limitações dos processadores. Visando amenizar o problema, este trabalho apresenta uma solução de aritmética de ponto flutuante baseada em computação reconfigurável denominada FPMU-FIoating-Point Modular Unit. A FPMU foi implementada no padrão IEEE 754 de maneira modular e com técnicas arquiteturais de exploração do paralelismo, cuja finalidade foi explorar os diversos tipos de requisitos das aplicações de tempo real, tais como velocidade, espaço ocupado, funcionalidade e etc. Os resultados obtidos foram considerados satisfatórios, atendendo uma grande classe de aplicações de tempo real.
Title in English
Not available
Keywords in English
Not available
Abstract in English
Floaling-point operations represenl a common task in a greal variety of applications. However, such operations frequently result in a bottleneck, due to the large number of machine cycles required to compute them. In the specific case of the real time systems these limitations general h is a trouble due to the limitations of the processors. Aiming at to brighten up the problem, this vvork presents a solution of based Arithmetic of floating-point in reconfigurable computation called FPMU-Floating-Point Modular Unit. The FPMU was implemented in the IEEE 754 standard in modular way and with architectural techniques of parallelism exploration, whose puipose was to explore the diverse types of requirements of the applications of real time, such as speed, busy space, functionality. The gotten results had been considered satisfactoiy, fulfílling of a great classroom of applications of real time.
 
WARNING - Viewing this document is conditioned on your acceptance of the following terms of use:
This document is only for private use for research and teaching activities. Reproduction for commercial use is forbidden. This rights cover the whole data about this document as well as its contents. Any uses or copies of this document in whole or in part must include the author's name.
Publishing Date
2018-01-05
 
WARNING: Learn what derived works are clicking here.
All rights of the thesis/dissertation are from the authors
CeTI-SC/STI
Digital Library of Theses and Dissertations of USP. Copyright © 2001-2024. All rights reserved.